



comprise controllable capacitor arrays for providing delay times.

[c8] 8.The system of claim 1 wherein the first and second delay control cells comprise logic circuitry, and delay times are produced by propagation delays of the logic circuitry.

[c9] 9.The system of claim 1 wherein the first and second delay control cells each comprise a control transistor, and delay times are produced by varying voltage levels of signals that control the control transistors in order to change channel widths of the control transistors.